![[OFC 2026] Part 4 of 5: 400G/Lane and 1.6T Coherent: Two Fronts, One Power Wall](/cdn-cgi/image/width=1200,quality=75,format=auto,fit=cover/https://substackcdn.com/image/fetch/$s_!FG3y!,w_256,c_limit,f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F3201360a-f898-4593-8267-8cfc0766cc04_1280x1280.png)
[OFC 2026] Part 4 of 5: 400G/Lane and 1.6T Coherent: Two Fronts, One Power Wall
Key Takeaways
- •400G/lane IM-DD nearing physical ceiling
- •1.6 Tb/s coherent pluggables face distinct tradeoffs
- •No live link demos presented at OFC 2026
- •Power constraints will dictate future architecture choices
- •Shorter electrical traces accelerate CPO/NPO adoption
Pulse Analysis
Datacenter operators are caught between two relentless trends: the push for higher per‑lane speeds using intensity‑modulation/direct‑detection (IM‑DD) and the parallel drive toward coherent pluggables that double capacity to 1.6 Tb/s. While IM‑DD offers a relatively simple, cost‑effective path, its physics—especially chromatic dispersion and noise—are approaching a ceiling at 400 Gb/s per lane. Coherent technology, meanwhile, sidesteps many of these impairments but demands sophisticated digital signal processing and significantly higher power, creating a divergent set of engineering challenges for equipment manufacturers.
The six OFC papers underscored that neither approach has yet produced a verified, field‑ready link at these extreme rates, highlighting a shared power wall that threatens to stall progress. Shorter electrical traces between ASICs and optics, a natural consequence of denser 400 G lanes, will accelerate the adoption of CPO (coherent pluggable optics) and NPO (non‑pluggable optics) solutions. This architectural shift pushes coherent modules out of traditional router chassis into dedicated transport platforms, reshaping the value chain from silicon vendors to system integrators.
Looking ahead, the industry must explore novel materials, advanced modulation formats, and energy‑efficient DSP algorithms to break through the current limits. Companies investing in silicon‑photonic integration and low‑power coherent receivers stand to gain a strategic edge. Meanwhile, operators will need to balance immediate bandwidth upgrades against long‑term sustainability, making power‑aware design a core criterion for next‑generation datacenter networks.
[OFC 2026] Part 4 of 5: 400G/Lane and 1.6T Coherent: Two Fronts, One Power Wall
Comments
Want to join the conversation?