Samsung and AMD Strengthen Memory Partnership: HBM4 for MI455X and DDR5 for EPYC Venice Are Officially Confirmed

Samsung and AMD Strengthen Memory Partnership: HBM4 for MI455X and DDR5 for EPYC Venice Are Officially Confirmed

Igor’sLAB
Igor’sLABApr 12, 2026

Key Takeaways

  • Samsung's HBM4 offers 3.3 TB/s bandwidth per stack
  • AMD Instinct MI455X will integrate Samsung's HBM4 memory
  • DDR5 for EPYC Venice targets high‑performance data‑center workloads
  • Potential Samsung foundry services could deepen AMD's supply chain
  • Memory integration early in design reduces AI training bottlenecks

Pulse Analysis

The AI boom has turned memory bandwidth into a decisive performance factor, and Samsung’s HBM4 is positioned to meet that demand. Built on a 1‑c DRAM process with a 4 nm logic base, the new stack pushes transfer rates to 13 Gb/s and peaks at 3.3 TB/s per stack—figures that dwarf current HBM2e offerings. By locking this technology into the upcoming Instinct MI455X accelerator, AMD signals a strategic move to co‑design compute and memory, ensuring that future AI workloads can scale without hitting the classic bandwidth wall.

On the server side, AMD’s sixth‑generation EPYC "Venice" will pair with Samsung’s next‑generation DDR5, targeting latency‑sensitive, high‑throughput data‑center applications. The DDR5 solution promises higher data rates and lower power per bit than its predecessor, directly benefiting cloud providers and enterprise customers running large‑scale analytics or inference services. Moreover, the partnership opens discussions about Samsung providing foundry capacity for AMD’s future silicon, a potential shift that could diversify AMD’s manufacturing base beyond its current reliance on TSMC and give Samsung a foothold in high‑performance compute fabs.

Industry observers see this alliance as a bellwether for how memory vendors and chip designers will collaborate going forward. As AI models grow in size and complexity, the line between compute and memory blurs, making joint road‑maps essential. Samsung’s dual role as memory supplier and prospective fab partner could pressure rivals like SK Hynix and Micron to accelerate their own advanced‑memory programs, while AMD gains a more predictable supply chain. The partnership thus not only shapes the next generation of AI accelerators and servers but also reshapes competitive dynamics across the semiconductor ecosystem.

Samsung and AMD Strengthen Memory Partnership: HBM4 for MI455X and DDR5 for EPYC Venice Are Officially Confirmed

Comments

Want to join the conversation?