Ed Sperling

Ed Sperling

Creator
0 followers

Editor in Chief of Semiconductor Engineering; covers chip design, EDA, verification, low power, test, IC manufacturing

UCIe Evolves: From Basic Links to Secure Chiplet Data Transfer
SocialJun 2, 2026

UCIe Evolves: From Basic Links to Secure Chiplet Data Transfer

How the standard matured from simple connectivity to secure data movement across multiple chiplets and packaging approaches. https://t.co/OrZjsbw7rD #UCIe #chiplets @Cadence #semiconductor

By Ed Sperling
Select the Right Die to Retain in Chiplet Designs
SocialMay 28, 2026

Select the Right Die to Retain in Chiplet Designs

Multi-die assemblies give chip architects the option to change some dies while keeping the rest of the system intact, but which is best to keep? https://t.co/yhlpdcgoZH #chiplets #multidieassemblies #3DICs #interconnects #semiconductor

By Ed Sperling
Semiconductor Landscape Surges: 2nm, Quantum Funding, New Hubs
SocialMay 22, 2026

Semiconductor Landscape Surges: 2nm, Quantum Funding, New Hubs

Latest: 2nm ramps; EDA acquisitions; quantum big $; 2 new university hubs; agent honeypots; extreme environment chip design; quantum-dot qubit device fabricated w/high-NA EUV; EU flagship power electronics project; CNTs & ... https://t.co/jPbWS6oD3z #semiEDA #powersemiconductors

By Ed Sperling
Coordinate Early Risk Identification for Scalable Multi‑Die Assemblies
SocialMay 18, 2026

Coordinate Early Risk Identification for Scalable Multi‑Die Assemblies

Multi-die assemblies are facing full system-level challenges, but engineering teams need coordinated and repeatable ways to identify risks early and scale reliably. https://t.co/maXDZJsGsx #chiplets

By Ed Sperling
Semiconductor Roundup: M&A, Apple
SocialMay 8, 2026

Semiconductor Roundup: M&A, Apple

Latest: M&A activity; GF’s CPO; Apple looks beyond TSMC; EU chip map; earnings; MIT’s new lidar chip; AI inferencing at sea; quantum HW $; PCIe 7; home data centers; AI security warnings; temperature impact on EVs... https://t.co/iKPAzMZzfB #semiEDA

By Ed Sperling
Semiconductor Industry Faces Fragmented Standards and Runtime Assurance Gap
SocialMay 7, 2026

Semiconductor Industry Faces Fragmented Standards and Runtime Assurance Gap

The semiconductor ecosystem is wrestling with fragmented standards, IP exposure, and the urgent need for runtime assurance. https://t.co/JHJJe29gFO #semiconductor #AI #AIgovernance #AIsecurity

By Ed Sperling
Chipmakers Deploy AI to Consolidate Embedded Dashboard Data
SocialMay 6, 2026

Chipmakers Deploy AI to Consolidate Embedded Dashboard Data

Chipmakers are starting to use AI to manage data that is mined from different “dashboards,” many of which are already embedded in chips and systems and used to monitor everything from thermal gradients to voltage droop. https://t.co/zk6dbLIn9l #semiconductor #dashboards

By Ed Sperling
Next-Gen Low-Power Memory Boosts High-Performance Computing
SocialMay 5, 2026

Next-Gen Low-Power Memory Boosts High-Performance Computing

New CPU Memory Module: Benefits and questions surrounding a next-gen low-power standard for high-performance compute. https://t.co/1O8k7qRB7d #DDR #SOCAMM #thermalmanagement #lowpowermemory https://t.co/pfo54Qm7Pt

By Ed Sperling
Logic Scaling Boosts Efficiency, Yet Costs Rise Sharply
SocialMay 4, 2026

Logic Scaling Boosts Efficiency, Yet Costs Rise Sharply

Scaling logic continues to deliver better performance per watt, but it’s becoming harder, more expensive, and increasingly customized. https://t.co/MzILzSSFrN #2nm #semiconductor

By Ed Sperling
Semiconductor Industry Surge: New Tools, Capacity, and Shortages
SocialMay 1, 2026

Semiconductor Industry Surge: New Tools, Capacity, and Shortages

Latest: Free Arm toolkit; Google’s TPUs now for sale; 2/3nm capacity; memory shortage widens in 2027; mega-earnings; Intel seeds universities; liquid cooling for adv. packages; MIT-IBM tool for estimating power.. https://t.co/rxOxABPlBJ #semiEDA

By Ed Sperling
AI Agents Face Fragmented Toolchain Complexity
SocialApr 30, 2026

AI Agents Face Fragmented Toolchain Complexity

Current approaches involve multiple tools, vendors, designs, data formats, and abstractions. Can agents really use them all? https://t.co/wgm7kMJxmX #semiEDA #AgenticAI #HLS #RTL #semiconductor

By Ed Sperling
New Vehicle Networks Will Supersede Legacy as AI Grows
SocialApr 29, 2026

New Vehicle Networks Will Supersede Legacy as AI Grows

New in-vehicle networking technology will likely take over as more AI is added, but in the near term designers face challenges integrating new with old. https://t.co/Mc3XsZ2MbY #CAN #AutomotiveEthernet #automotive #CANbus #LIN #Ethernet #SerDes

By Ed Sperling
Chemistry Becomes Key Factor in Power Markets
SocialApr 28, 2026

Chemistry Becomes Key Factor in Power Markets

Chemistry is becoming the determining factor across many markets as focus shifts to power. https://t.co/2893batoDl #batteries #edge #EVs

By Ed Sperling
Semiconductor Roundup: Plasmonics, AI Chips, EUV Resist Crunch
SocialApr 27, 2026

Semiconductor Roundup: Plasmonics, AI Chips, EUV Resist Crunch

Latest news: Marvell’s plasmonics buy; Onto’s process control stake; TSMC A14/13; LPDDR6; SOCAMM2 chipset; EUV resist crunch; India 3D packaging; telemetry platform for power management; edge AI MCU for voice; new Google TPUs & ... https://t.co/NRvYK9N1JW #semiconductor #semiEDA

By Ed Sperling